

Fig. 1

## H Tree 2-Spines Clock Network




Fig. 2

## CORNER BLOCK for 4-Spines Clock Network




Fig. 3

## CORNER BLOCK for 2-Spines Clock Network




Fig. 4

## GLOBAL and LOCAL Clocks Generation




Fig. 5

## Generation of Global Clocks GCLK[15:0]




Fig. 6

## Power Bus Segmentation for CLOCKS




Fig. 7